Bug #12718 fixed - Modelica Generic block reshaped the output ports and the label... 40/14540/3
-rw-r--r-- .gitignore
drwxr-xr-x SEP
drwxr-xr-x git_hooks
drwxr-xr-x scilab